



PCI 9030 Data Book

Version 1.0

April 2000

Website: <http://www.plxtech.com>

Email: apps@plxtech.com

Phone: 408 774-9060

800 759-3735

Fax: 408 774-2169

© 2000 PLX Technology, Inc. All rights reserved.

PLX Technology, Inc. retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX products.

PLX Technology and the PLX logo are registered trademarks and SMARTarget is a trademark of PLX Technology, Inc.

Other brands and names are the property of their respective owners.

Order Number: 9030-SIL-DB-P1-1.0

Printed in the USA, April 2000

Contents

Figures	ix
Tables	xi
Registers	xiii
Timing Diagrams	xv
Preface	xvii
Revision History	xviii
 1. Introduction	 1-1
1.1. Features	1-1
1.2. Company and Product Background	1-2
1.2.1. PCI 9030 SMARTarget I/O Accelerator	1-2
1.2.2. SMARTarget Technology	1-2
1.2.3. PCI 9030 Applications	1-3
1.2.3.1. High-Performance PCI Target Interface	1-3
1.2.3.2. High Performance CompactPCI Adapter Designs	1-3
1.2.3.2.1. Hot Swap Ready	1-3
1.2.3.3. PMC Adapter Cards	1-3
1.2.4. PCI 9030 SMARTarget Features	1-4
1.2.4.1. Performance Features	1-4
1.2.4.2. Flexibility Features	1-4
1.2.4.3. Additional Features	1-5
1.2.5. PCI 9030 Data Assignment Convention	1-5
1.2.6. PLX Chip Compatibility	1-5
1.2.6.1. Pin Compatibility	1-5
1.2.6.2. Register Compatibility	1-5
1.2.7. PCI 9030, PCI 9050, and PCI 9052 Comparison	1-6
 2. PCI and Local Bus	 2-1
2.1. PCI Bus	2-1
2.1.1. PCI Bus Interface and Bus Cycles	2-1
2.1.1.1. PCI Target Command Codes	2-1
2.1.1.2. Wait States—PCI Bus	2-1
2.1.1.3. PCI Target Accesses to an 8- or 16-Bit Local Bus Device	2-1
2.1.1.4. PCI Bus Little Endian Mode	2-1
2.2. Local Bus	2-1
2.2.1. Introduction	2-1
2.2.1.1. Transactions	2-2
2.2.1.2. Basic Bus States	2-2
2.2.2. Local Signals	2-2
2.2.3. Local Bus Signals	2-2
2.2.3.1. Clock	2-3
2.2.3.2. Address/Data	2-3

2.2.3.2.1. LAD[31:0] (Multiplexed Bus)	2-3
2.2.3.2.2. LD[31:0] (Non-Multiplexed Bus)	2-3
2.2.3.2.3. LA[27:2] (Non-Multiplexed Bus)	2-3
2.2.3.3. Control/Status	2-3
2.2.3.3.1. ADS#, ALE	2-3
2.2.3.3.2. LBE[3:0]#	2-3
2.2.3.3.3. LW/R#	2-3
2.2.3.3.4. READY#	2-3
2.2.3.3.5. WAITo#	2-4
2.2.3.3.6. LLOCKo#	2-4
2.2.3.3.7. WR#	2-4
2.2.3.3.8. RD#	2-4
2.2.3.3.9. LREQ	2-4
2.2.3.3.10. LGNT	2-4
2.2.4. Local Bus Interface and Bus Cycles	2-4
2.2.4.1. Local Bus Arbitration	2-4
2.2.4.2. Wait State Control	2-4
2.2.4.2.1. Wait States—Local Bus	2-5
2.2.4.3. Burst Mode and Continuous Burst Mode (Bterm “Burst Terminate” Mode)	2-5
2.2.4.3.1. Burst and Bterm Modes	2-5
2.2.4.3.2. Burst-4 Lword Mode	2-6
2.2.4.3.2.1. Continuous Burst Mode (Bterm “Burst Terminate” Mode)	2-6
2.2.4.3.3. Partial Lword Accesses	2-6
2.2.4.4. Recovery States (Multiplexed Mode Only)	2-6
2.2.4.5. Local Bus Read Accesses	2-6
2.2.4.6. Local Bus Write Accesses	2-6
2.2.5. Local Bus Big/Little Endian Mode	2-7
2.2.5.1. 32-Bit Local Bus—Big Endian Mode	2-7
2.2.5.2. 16-Bit Local Bus—Big Endian Mode	2-8
2.2.5.3. 8-Bit Local Bus—Big Endian Mode	2-8
3. Serial EEPROM Reset and Initialization	3-1
3.1. Overview	3-1
3.2. Reset Operation	3-1
3.2.1. PCI Bus RST# Input	3-1
3.2.2. Software Reset	3-1
3.3. PCI 9030 Initialization	3-1
3.4. Serial EEPROM	3-1
3.4.1. Vendor ID and Device ID Registers	3-1
3.4.1.1. Serial EEPROM Initialization	3-1
3.4.2. Serial EEPROM Operation	3-1
3.4.2.1. Serial EEPROM Load	3-3
3.4.2.2. Recommended Serial EEPROMs	3-6
3.5. Internal Register Access	3-6
3.5.1. PCI Bus Access to Internal Registers	3-7
3.6. New Capabilities Function Support	3-7
3.7. Serial EEPROM and Configuration Initialization Timing Diagrams	3-8
4. PCI Target (Direct Slave) Operation	4-1
4.1. Overview	4-1
4.2. Direct Data Transfer Mode	4-1
4.2.1. PCI Target Operation (PCI Master-to-Local Bus Access)	4-1
4.2.1.1. PCI Target Lock	4-1
4.2.1.2. PCI Target Delayed Read Mode	4-2
4.2.1.3. PCI Target Read Ahead Mode	4-2

4.2.1.4. PCI Target Delayed Write Mode	4-2
4.2.1.5. PCI Target Local Bus READY# Timeout Mode	4-2
4.2.1.6. PCI Target Transfer	4-3
4.2.1.7. PCI Target PCI-to-Local Address Mapping	4-3
4.2.1.7.1. PCI Target Local Bus Initialization	4-4
4.2.1.7.2. PCI Target Initialization	4-4
4.2.1.7.3. PCI Target Byte Enables (Multiplexed Mode)	4-5
4.2.1.7.4. PCI Target Example	4-5
4.2.1.7.5. PCI Target Byte Enables (Non-Multiplexed Mode)	4-6
4.3. Response to FIFO Full or Empty	4-6
4.4. Timing Diagrams	4-7
4.4.1. Serial EEPROM and Configuration Initialization Timing Diagrams	4-7
4.4.2. PCI Target, Multiplexed and Non-Multiplexed Modes	4-11
4.4.2.1. PCI Target, Multiplexed Mode Only	4-23
4.4.2.2. PCI Target, Non-Multiplexed Mode Only	4-27
5. Local Chip Selects	5-1
5.1. Overview	5-1
5.2. Chip Select Base Address Registers	5-1
5.3. Procedure for Using Chip Select Base Address Registers	5-2
6. PCI and Local Interrupts and General Purpose I/O	6-1
6.1. Overview	6-1
6.2. Interrupts	6-1
6.2.1. PCI Interrupts (INTA#)	6-1
6.2.2. Local Interrupt Input (LINTi[2:1])	6-1
6.2.3. Local Power Management Interrupt (LPMINT#)	6-1
6.2.4. Local Power Management Enumerator Set	6-1
6.2.5. All Modes PCI SERR# (PCINMI)	6-1
6.3. General Purpose I/O	6-2
7. PCI Power Management	7-1
7.1. Overview	7-1
7.2. PCI Power Management Functional Description	7-1
7.2.1. Power Management Data_Select, Data_Scale, and Power Data Utilization	7-2
7.2.2. Reading Hidden Data Example	7-3
7.3. System Changes Power Mode Example	7-3
7.4. Wake-Up Request Example	7-3
8. CompactPCI Hot Swap	8-1
8.1. Overview	8-1
8.2. Controlling Connection Processes	8-1
8.2.1. Connection Control	8-1
8.2.1.1. Board Slot Control	8-2
8.2.1.2. Board Healthy	8-2
8.2.1.3. Platform Reset	8-2
8.2.2. Software Connection Control	8-3
8.2.2.1. Ejector Switch and Blue LED	8-3
8.2.2.2. ENUM#	8-3
8.2.2.3. Hot Swap Control/Status Register (HS_CSR)	8-4
8.2.2.4. Hot Swap Capabilities Register Bit Definition	8-4

9. PCI Vital Product Data (VPD)	9-1
9.1. Overview	9-1
9.2. VPD Capabilities Register	9-1
9.3. VPD Serial EEPROM Partitioning	9-1
9.4. Sequential Read Only	9-1
9.5. Random Access Read and Write	9-2
10. Registers	10-1
10.1. New Register Definitions Summary (As Compared to the PCI 9050 and PCI 9052)	10-1
10.2. Register Address Mapping	10-2
10.3. PCI Configuration Registers	10-4
10.4. Local Configuration Registers	10-15
10.5. Chip Select Registers	10-24
10.6. Runtime Registers	10-25
11. Pin Description	11-1
11.1. Pin Summary	11-1
11.2. Pinout Common to All Bus Modes	11-2
11.3. Multiplexed Local Bus Mode Pinout	11-9
11.4. Non-Multiplexed Local Bus Mode Pinout	11-11
11.5. Debug Interface	11-13
11.5.1. IEEE 1149.1 Test Access Port (JTAG Debug Port)	11-13
11.5.2. JTAG Instructions	11-13
11.5.3. JTAG Boundary Scan	11-13
12. Electrical Specifications	12-1
12.1. General Electrical Specifications	12-1
12.2. Local Inputs	12-3
12.3. Local Outputs	12-4
13. Physical Specifications	13-1
13.1. 176-Pin PQFP	13-1
13.2. 180-Pin µBGA	13-4
A. General Information	A-1
A.1. Ordering Instructions	A-1
A.2. United States and International Representatives, and Distributors	A-1
A.3. Technical Support	A-1
Index	Index-1

Figures

1-1 PCI 9030 Internal Block Diagram	1-1
1-2 Typical PCI Target Adapter Card	1-3
1-3 High-Performance CompactPCI Adapter Card	1-3
1-4 Typical PMC Adapter Card	1-4
1-5 Typical PCMCIA PC Card	1-4
2-1 Local Bus Block Diagram	2-2
2-2 Wait States	2-4
2-3 Big/Little Endian—32-Bit Local Bus	2-7
2-4 Big/Little Endian—16-Bit Local Bus	2-8
2-5 Big/Little Endian—8-Bit Local Bus	2-8
3-1 Local Bus PCI Target Access	3-2
3-2 Serial EEPROM Memory Map	3-6
3-3 PCI 9030 Internal Register Access	3-6
4-1 PCI Target Delayed Reads	4-2
4-2 PCI Target Read Ahead Mode	4-2
4-3 PCI Target Write	4-3
4-4 PCI Target Read	4-3
4-5 Local Bus PCI Target Access	4-4
5-1 Chip Select Base Address and Range	5-1
5-2 Memory Map Example	5-2
6-1 Interrupt and Error Sources	6-1
8-1 Redirection of BD_SEL#.	8-2
8-2 Board Healthy	8-2
8-3 PCI Reset	8-2
8-4 Hot Swap Capabilities Register Bit Definition	8-4
9-1 VPD Capabilities Register Bit Definition	9-1
12-1 PCI 9030 Local Input Setup and Hold Waveform	12-3
12-2 PCI 9030 Local Output Delay	12-4
12-3 PCI 9030 ALE Output Delay (Min/Max) to the Local Clock at 33 MHz	12-5
13-1 176-Pin PQFP Package Mechanical Dimensions—Topside and Cross-Section Views	13-1
13-2 176-Pin PQFP PCB Layout Suggested Land Pattern	13-2
13-3 176-Pin PQFP Signal and Pinout	13-3
13-4 180-Pin µBGA Package Mechanical Dimensions—Topside, Underside, and Cross-Section Views	13-4
13-5 180-Pin µBGA PCB Layout Suggested Land Pattern	13-6
13-6 180-Pin µBGA Package Layout—Underside View	13-7
13-7 180-Pin µBGA Six-Layer Board Routing Example (Four Routing Layers)—Component Side	13-10
13-8 180-Pin µBGA Six-Layer Board Routing Example (Four Routing Layers)—First Inside Layer	13-10
13-9 180-Pin µBGA Six-Layer Board Routing Example (Four Routing Layers)—Second Inside Layer	13-10
13-10 180-Pin µBGA Six-Layer Board Routing Example (Four Routing Layers)—Solder Side	13-10

Tables

1-1 FIFO Depth	1-5
1-2 PCI 9030 Data Assignment Convention	1-5
1-3 PCI 9030, PCI 9050, and PCI 9052 Comparison	1-6
2-1 PCI Target Command Codes	2-1
2-2 PCI Bus Little Endian Byte Lanes	2-1
2-3 READY Data Transfers	2-3
2-4 Local Bus Types	2-4
2-5 Burst and Bterm on the Local Bus	2-5
2-6 Burst-4 Lword Mode	2-6
2-7 PCI Target Single and Burst Reads	2-6
2-8 Byte Number and Lane Cross-Reference—Multiplexed Mode	2-7
2-9 Byte Number and Lane Cross-Reference—Non-Multiplexed Mode	2-7
2-10 Big/Little Endian Program Mode	2-7
2-11 Cycle Reference Table	2-7
2-12 Upper Lword Lane Transfer—32-Bit Local Bus	2-7
2-13 Upper Word Lane Transfer—16-Bit Local Bus	2-8
2-14 Lower Word Lane Transfer—16-Bit Local Bus	2-8
2-15 Upper Byte Lane Transfer— 8-Bit Local Bus	2-8
2-16 Lower Byte Lane Transfer— 8-Bit Local Bus	2-8
3-1 Serial EEPROM Guidelines	3-3
3-2 Serial EEPROM Register Load Sequence	3-4
3-3 New Capabilities Function Support Features	3-7
4-1 Response to FIFO Full or Empty	4-6
5-1 Chip Select Base Address Register Signal Programming	5-1
8-1 Hot Swap Control	8-4
10-1 New Registers Definitions Summary (As Compared to the PCI 9050 and PCI 9052)	10-1
10-2 PCI Configuration Register Address Mapping	10-2
10-3 Local Configuration Register Address Mapping	10-3
10-4 Chip Select Register Address Mapping	10-3
10-5 Runtime Register Address Mapping	10-3
11-1 Pin Type Abbreviations	11-1
11-2 Power and Ground Pins (176-Pin PQFP)	11-2
11-3 Power and Ground Pins (180-Pin µBGA)	11-2
11-4 Serial EEPROM Interface Pins	11-3
11-5 Test and Debug Pins	11-4
11-6 PCI System Bus Interface Pins	11-5
11-7 Local Bus Mode Independent Interface Pins	11-7
11-8 Multiplexed Bus Mode Interface Pins	11-9
11-9 Non-Multiplexed Bus Mode Interface Pins	11-11
11-10 JTAG Instructions	11-13
11-11 JTAG Infrared Outputs	11-13
12-1 Absolute Maximum Ratings	12-1
12-2 Operating Ranges	12-1
12-3 Capacitance (Sample Tested Only)	12-1
12-4 Package Thermal Resistance	12-1
12-5 Electrical Characteristics over Operating Range	12-2
12-6 AC Electrical Characteristics (Local Inputs) over Operating Range	12-3
12-7 AC Electrical Characteristics (Local Outputs) over Operating Range	12-4

Tables

13-1 176-Pin PQFP Package Mechanical Dimensions (Legend for Figure 13-1)	13-1
13-2 180-Pin μ BGA Package Mechanical Dimensions (Legend for Figure 13-4)	13-5
13-3 180-Pin μ BGA PCI 9030 Pinout	13-8
13-4 180-Pin μ BGA Six-Layer Board Routing Example (Four Routing Layers)—Sample Parameters	13-9
A-1 Available Packages	A-1

Registers

10-1 (PCIIDR; PCI:00h) PCI Configuration ID	10-4
10-2 (PCICR; PCI:04h) PCI Command	10-4
10-3 (PCISR; PCI:06h) PCI Status	10-5
10-4 (PCIREV; PCI:08h) PCI Revision ID	10-5
10-5 (PCICCR; PCI:09-0Bh) PCI Class Code	10-5
10-6 (PCICLSR; PCI:0Ch) PCI Cache Line Size	10-6
10-7 (PCILTR; PCI:0Dh) PCI Bus Latency Timer	10-6
10-8 (PCIHTR; PCI:0Eh) PCI Header Type	10-6
10-9 (PCIBISTR; PCI:0Fh) PCI Built-In Self Test (BIST)	10-6
10-10 (PCIBAR0; PCI:10h) PCI Base Address Register for Memory Accesses to Local Registers	10-6
10-11 (PCIBAR1; PCI:14h) PCI Base Address Register for I/O Accesses to Local Registers	10-7
10-12 (PCIBAR2; PCI:18h) PCI Base Address Register for Memory Accesses to Local Address Space 0	10-7
10-13 (PCIBAR3; PCI:1Ch) PCI Base Address Register for Memory Accesses to Local Address Space 1	10-8
10-14 (PCIBAR4; PCI:20h) PCI Base Address Register for Memory Accesses to Local Address Space 2	10-8
10-15 (PCIBAR5; PCI:24h) PCI Base Address Register for Memory Accesses to Local Address Space 3	10-9
10-16 (PCICIS; PCI:28h) PCI Cardbus CIS Pointer	10-9
10-17 (PCISVID; PCI:2Ch) PCI Subsystem Vendor ID	10-9
10-18 (PCISID; PCI:2Eh) PCI Subsystem ID	10-9
10-19 (PCIERBAR; PCI:30h) PCI Expansion ROM Base	10-10
10-20 (CAP_PTR; PCI:34h) New Capability Pointer	10-10
10-21 (PCIILR; PCI:3Ch) PCI Interrupt Line	10-10
10-22 (PCIIPR; PCI:3Dh) PCI Interrupt Pin	10-10
10-23 (PCIMGR; PCI:3Eh) PCI Min_Gnt	10-10
10-24 (PCIMLR; PCI:3Fh) PCI Max_Lat	10-11
10-25 (PMCAPID; PCI:40h) Power Management Capability ID	10-11
10-26 (PMNEXT; PCI:41h) Power Management Next Capability Pointer	10-11
10-27 (PMC; PCI:42h) Power Management Capabilities	10-11
10-28 (PMCSR; PCI:44h) Power Management Control/Status	10-12
10-29 (PMCSR_BSE; PCI:46h) PMCSR Bridge Support Extensions	10-12
10-30 (PMDATA; PCI:47h) Power Management Data	10-13
10-31 (HS_CNTL; PCI:48h) Hot Swap Control	10-13
10-32 (HS_NEXT; PCI:49h) Hot Swap Next Capability Pointer	10-13
10-33 (HS_CSR; PCI:4Ah) Hot Swap Control/Status	10-13
10-34 (PVPDCNTL; PCI:4Ch) PCI Vital Product Data Control	10-14
10-35 (VVPD_NEXT; PCI:4Dh) PCI Vital Product Data Next Capability Pointer	10-14
10-36 (VVPDAD; PCI:4Eh) PCI Vital Product Data Address	10-14
10-37 (VVPDATA; PCI:50h) PCI VPD Data	10-14
10-38 (LAS0RR; 00h) Local Address Space 0 Range Register for PCI-to-Local Bus	10-15
10-39 (LAS1RR; 04h) Local Address Space 1 Range Register for PCI-to-Local Bus	10-15
10-40 (LAS2RR; 08h) Local Address Space 2 Range Register for PCI-to-Local Bus	10-16
10-41 (LAS3RR; 0Ch) Local Address Space 3 Range Register for PCI-to-Local Bus	10-16
10-42 (EROMRR; 10h) Expansion ROM Range	10-17
10-43 (LAS0BA; 14h) Local Address Space 0 Local Base Address (Remap)	10-17
10-44 (LAS1BA; 18h) Local Address Space 1 Local Base Address (Remap)	10-17

10-45 (LAS2BA; 1Ch) Local Address Space 2 Local Base Address (Remap)	10-18
10-46 (LAS3BA; 20h) Local Address Space 3 Local Base Address (Remap)	10-18
10-47 (EROMBA; 24h) Expansion ROM Local Base Address (Remap)	10-18
10-48 (LAS0BRD; 28h) Local Address Space 0 Bus Region Descriptor	10-19
10-49 (LAS1BRD; 2Ch) Local Address Space 1 Bus Region Descriptor	10-20
10-50 (LAS2BRD; 30h) Local Address Space 2 Bus Region Descriptor	10-21
10-51 (LAS3BRD; 34h) Local Address Space 3 Bus Region Descriptor	10-22
10-52 (EROMBRD; 38h) Expansion ROM Bus Region Descriptor	10-23
10-53 (CS0BASE; 3Ch) Chip Select 0 Base Address	10-24
10-54 (CS1BASE; 40h) Chip Select 1 Base Address	10-24
10-55 (CS2BASE; 44h) Chip Select 2 Base Address	10-24
10-56 (CS3BASE; 48h) Chip Select 3 Base Address	10-24
10-57 (INTCSR; 4Ch) Interrupt Control/Status	10-25
10-58 (PROT_AREA; 4Eh) Serial EEPROM Write-Protected Address Boundary	10-25
10-59 (CNTRL; 50h) PCI Target Response, Serial EEPROM, and Initialization Control	10-26
10-60 (GPIOC; 54h) General Purpose I/O Control	10-27
10-61 (PMDATASEL; 70h) Hidden 1 Power Management Data Select	10-29
10-62 (PMDATASCALE; 74h) Hidden 2 Power Management Data Scale	10-29

Timing Diagrams

3-1 Initialization from Serial EEPROM (2K or 4K Bit)	3-8
3-2 PCI Configuration Write to PCI Configuration Register	3-9
3-3 PCI Configuration Read from PCI Configuration Register	3-9
3-4 PCI Memory Write to Local Configuration Register	3-10
3-5 PCI Memory Read from Local Configuration Register	3-10
3-6 Local Level Triggered Interrupt Asserting PCI Interrupt	3-11
3-7 Local Edge Triggered Interrupt Asserting PCI Interrupt	3-11
4-1 Local Bus Arbitration from the PCI 9030 by Another Local Bus Initiator (LREQ and LGNT)	4-7
4-2 Initialization from Serial EEPROM (2K or 4K Bit)	4-7
4-3 PCI Configuration Write to PCI Configuration Register	4-8
4-4 PCI Configuration Read from PCI Configuration Register	4-8
4-5 PCI Memory Write to Local Configuration Register	4-9
4-6 PCI Memory Read from Local Configuration Register	4-9
4-7 Local Level Triggered Interrupt Asserting PCI Interrupt	4-10
4-8 Local Edge Triggered Interrupt Asserting PCI Interrupt	4-10
4-9 PCI Target Burst Write with Delayed Write and SRAM Chip Select Enabled	4-11
4-10 PCI Target Burst Write (32-Bit Local Bus)	4-12
4-11 PCI Target Burst Write (16-Bit Local Bus), No Wait States	4-13
4-12 PCI Target Burst Write (16-Bit Local Bus), One Data-to-Data Wait State	4-14
4-13 PCI Target Burst Writes (8-Bit Local Bus), One Data-to-Data Wait State	4-15
4-14 PCI Target Single Writes (16-Bit Local Bus).	4-16
4-15 PCI Target Single Writes (8-Bit Local Bus).	4-17
4-16 PCI Target Single Writes (8-Bit Local Bus), No Wait States.	4-18
4-17 PCI Target Back-to-Back Single Writes	4-19
4-18 PCI Target Back-to-Back Write Followed by a Read	4-20
4-19 PCI Target Back-to-Back Read Followed by a Write	4-21
4-20 PCI Target Back-to-Back Reads.	4-22
4-21 PCI Target Single Write (32-Bit Local Bus), Multiplexed Mode Only	4-23
4-22 PCI Target Single Read (32-Bit Local Bus), Multiplexed Mode Only	4-24
4-23 PCI Target Burst Write with Bterm Enabled (32-Bit Local Bus), Multiplexed Mode Only	4-25
4-24 PCI Target Burst Read with Prefetch Enabled (32-Bit Local Bus), Prefetch Counter Set to 8, Multiplexed Mode Only	4-26
4-25 PCI Target Single Write (32-Bit Local Bus), Non-Multiplexed Mode Only	4-27
4-26 PCI Target Single Write (16-Bit Local Bus), Non-Multiplexed Mode Only	4-28
4-27 PCI Target Single Write (8-Bit Local Bus), Non-Multiplexed Mode Only	4-28
4-28 PCI Target Single Read (32-Bit Local Bus), Non-Multiplexed Mode Only	4-29
4-29 PCI Target Single Read with One Wait State Using READY# Input (32-Bit Local Bus), Non-Multiplexed Mode Only	4-30
4-30 PCI Target Single Read with One Wait State Using Internal Wait State (32-Bit Local Bus), Non-Multiplexed Mode Only	4-31
4-31 PCI Target Non-Burst Write (32-Bit Local Bus), Non-Multiplexed Mode Only	4-32
4-32 PCI Target Non-Burst Write (8-Bit Local Bus), Non-Multiplexed Mode Only	4-33
4-33 PCI Target Non-Burst Read, Non-Multiplexed Mode Only	4-34
4-34 PCI Target Burst Write with Bterm Enabled (32-Bit Local Bus), Non-Multiplexed Mode Only	4-35
4-35 PCI Target Burst Write with Bterm Disabled (32-Bit Local Bus), Non-Multiplexed Mode Only	4-36

4-36 PCI Target Burst Read with Prefetch Counter Set to 8 (32-Bit Local Bus), Non-Multiplexed Mode Only	4-37
4-37 PCI Target Burst Read with Prefetch Counter Set to 5 (32-Bit Local Bus), Non-Multiplexed Mode Only	4-38
4-38 PCI Target Burst Write (32-Bit Local Bus), Non-Multiplexed Mode Only	4-39
4-39 PCI Target Burst Write (16-Bit Local Bus), Non-Multiplexed Mode Only	4-40
4-40 PCI Target Burst Write with External Wait States (8-Bit Local Bus), Non-Multiplexed Mode Only	4-40
4-41 Delayed Read Transaction PCI Specification v2.2, Non-Multiplexed Mode Only	4-41
4-42 PCI Target Read No Flush Mode (Read Ahead Mode), Prefetch Enabled, Prefetch Count Disabled, Non-Multiplexed Mode Only	4-42
4-43 Locked PCI Target Read Followed by Write and Release (LLOCKo#), Non-Multiplexed Mode Only	4-43
4-44 PCI Target Write to Local Target in BIGEND Mode, Non-Multiplexed Mode Only	4-44

PREFACE

The information contained in this document is subject to change without notice. Although an effort has been made to keep the information accurate, there may be misleading or even incorrect statements made herein.

The following is a list of additional documentation to provide the reader with more information about the PCI 9030 and related subjects:

- *PCI Local Bus Specification, Revision 2.2*, December 18, 1998
PCI Special Interest Group (PCI SIG)
5440 SW Westgate Drive #217, Portland, OR 97221 USA
Tel: 800 433-5177 (domestic only) or 503 693-6232, Fax: 503 693-8344, <http://www.pcisig.com>
- *PCI Hot-Plug Specification, Revision 1.0*
PCI Special Interest Group (PCI SIG)
5440 SW Westgate Drive #217, Portland, OR 97221 USA
Tel: 800 433-5177 (domestic only) or 503 693-6232, Fax: 503 693-8344, <http://www.pcisig.com>
- *PCI Bus Power Management Interface Specification, Revision 1.1*, December 18, 1998
PCI Special Interest Group (PCI SIG)
5440 SW Westgate Drive #217, Portland, OR 97221 USA
Tel: 800 433-5177 (domestic only) or 503 693-6232, Fax: 503 693-8344, <http://www.pcisig.com>
- *PICMG 2.1, CompactPCI® Hot Swap Specification, Revision 1.0*, August 3, 1998
PCI Industrial Computer Manufacturers Group (PICMG)
c/o Virtual Inc., 401 Edgewater Place, Suite 500, Wakefield, MA 01880, USA
Tel: 781 246-9318, Fax: 781 224-1239, <http://www.picmg.org>

Revision History

Date	Revision	Comment
3/1999	New Release	New Release PCI 9030 Preliminary Data Book, Version 0.9.
8/1999	0.90	Update.
10/1999	0.90	Initial Release Red Book.
10/1999	0.91	Update.
11/1999	0.92	Update.
12/1999	0.93	Initial Release Blue Book.
4/2000	1.0	Production Release.

1 INTRODUCTION

1.1 FEATURES

- *PCI Local Bus Specification v2.2*-compliant 32-bit, 33 MHz Bus Target Interface Device enabling PCI Burst Transfers up to 132 MB/s
- *PCI Bus Power Management Interface Specification v1.1* compliant
- *PCI Local Bus Specification v2.2* Vital Product Data (VPD) configuration support
- *PICMG 2.1, CompactPCI® Hot Swap Specification, Revision 1.0®* Hot Swap Ready compliant
- PCI Target Programmable Burst Management
- PCI Target Read Ahead mode
- PCI Target Delayed Read mode
- PCI Target Delayed Write mode
- Programmable Interrupt Generator/Controller
- Two programmable FIFOs for zero wait state burst operation
- Flexible Local Bus runs up to 60 MHz
- 3.3/5V tolerant PCI and Local signaling supports Universal PCI Adapter designs
- Flexible Local Bus provides 32-bit Multiplexed or Non-Multiplexed Protocol for 8-, 16-, or 32-bit Peripheral and Memory devices
- Serial EEPROM interface
- Nine programmable General Purpose I/O (GPIOs)
- Five programmable Local Address spaces
- Four programmable independent chip selects
- Programmable Local Bus wait states
- Programmable Local Read prefetch mechanism
- Local Bus can run asynchronously to the PCI Bus
- Two programmable Local-to-PCI interrupts
- Endian Byte Swapping
- 3.3V Core, Low-Power CMOS in 176-pin PQFP or 180-pin µBGA
- Industrial Temp Range operation




Figure 1-1. PCI 9030 Internal Block Diagram

1.2 COMPANY AND PRODUCT BACKGROUND

PLX Technology, Inc. is the world leader in PCI-to-Local Bus I/O accelerator chips, which are used in a wide variety of PCI applications. Customer applications include PCI add-in boards in PC workstations and servers, embedded PCI communication systems (such as routers and switches), and industrial PCI implementations (such as CompactPCI, PMC, and Passive Backplane PCI).

PLX Technology, Inc. is an active member of industry-standard committees, including the PCI SIG[®], I²O SIG[®], and PICMG, and maintains active developer technology and cross-marketing partnerships with industry leaders, such as Intel, IBM, Hewlett-Packard, Motorola, WindRiver, and others.

Focused on providing complete solutions for PCI implementations, PLX provides design assistance to customers in the form of Reference Design and Software Development kits. Depending upon the application, these kits may include reference boards, API libraries, software debug tools, and sample device drivers, enabling customers to quickly bring new designs to production. New tools, application notes, FAQs, and information updates are frequently being added to the PLX website (<http://www.plxtech.com>) for customer convenience. PLX's expertise and total solutions for the PCI interface allow customers to focus on adding value in their designs without worrying about the complexities of implementing PCI and CompactPCI.

1.2.1 PCI 9030 SMARTarget I/O Accelerator

The PCI 9030, a 32-bit, 33-MHz PCI Bus Target Interface chip with SMARTarget[™] Technology, is the most advanced general-purpose PCI Target device available. It offers a complete *PCI Local Bus Specification* (v2.2) implementation, enabling Burst transfers up to 132 MB/s, and is the industry's first CompactPCI Hot Swap Ready Target device. The PCI 9030 is the perfect solution for migrating legacy designs to PCI while adding new features that enhance next generation Target designs. The PCI 9030 SMARTarget I/O Accelerator brings PLX's industry-leading experience in the PCI design world to the customer in a way that is simple and convenient to use.

1.2.2 SMARTarget Technology

Many PCI chip and core designs implement only basic *PCI Local Bus Specification* v2.2 bus interface signaling, leaving the difficult performance and compatibility issues to the designer. The PCI 9030, with SMARTarget Technology, incorporates features which simplify design implementation. These features go far beyond the minimum to provide the highest possible design performance and flexibility.

SMARTarget Technology performance features:

- PCI v2.2 compliant, 32-bit, 33 MHz Target Interface, enabling PCI Burst Transfers up to 132 MB/s
- Up to 60 MHz Local Bus Operation, Enabling Burst Transfers up to 240 MB/s
- PCI Target Read Ahead mode
- PCI Target Programmable Burst
- PCI Target Delayed Write
- Posted Memory Writes

SMARTarget Technology flexibility features:

- Programmable 32-bit Local Bus operates up to 60 MHz
- Supports five PCI-to-Local Address spaces
- Nine Programmable General Purpose I/Os (GPIOs)
- Four Programmable Chip Selects
- CompactPCI Hot Swap Ready
- Big/Little Endian Byte Conversion
- Interrupt Generator/Controller
- PCI v2.2 Vital Product Data (VPD)
- *PCI Bus Power Management Interface Specification* v1.1
- 3.3/5V Tolerant PCI Signaling
- 3.3V CMOS Device in 176-PQFP or 180-pin µBGA
- Programmable Read and Write Strobe Timing on the Local Bus

1.2.3 PCI 9030 Applications

The PCI 9030 can be used in a wide variety of networking, telecom, imaging, industrial and storage applications. The PCI 9030 simplifies legacy design migration to PCI by providing a convenient off-the-shelf solution that enables prototypes to be operational in a short time period.

1.2.3.1 High-Performance PCI Target Interface

The PCI 9030's built-in SMARTarget performance features (such as 3.3/5V tolerant I/O buffers and Local Bus operation up to 60 MHz), enable designers to connect a wide variety of memory and I/O devices. With SMARTarget in action, PCI Target Adapter designs have never been simpler to implement. Figure 1-2 illustrates a typical PCI Target adapter card.




Figure 1-2. Typical PCI Target Adapter Card

1.2.3.2 High Performance CompactPCI Adapter Designs

Built upon substantial CompactPCI experience, the PLX PCI 9030 is the industry's first CompactPCI Hot Swap Ready Target device. This allows CompactPCI I/O board designs to be compatible with both traditional CompactPCI and new Hot Swap system designs. Figure 1-3 illustrates a typical CompactPCI adapter card.




Figure 1-3. High-Performance CompactPCI Adapter Card

1.2.3.2.1 Hot Swap Ready

Hot Swap Ready performance features include:

- *PCI Local Bus Specification v2.2*
- Tolerant of Vcc from early power
- Tolerant of asynchronous reset
- Tolerant of precharge voltage
- Limited I/O pin leakage at precharge voltage
- Incorporates the Hot Swap Control/Status register (HS_CSR)
- Incorporates an Extended Capability Pointer (ECP) mechanism
- Incorporates added resources for software control of ENUM#, the ejector switch, and the status LED, which indicates insertion and removal status to the user
- Precharge 10K ohm resistor network and BIAS voltage internal to the PCI 9030
- Early power support internal to the PCI 9030

1.2.3.3 PMC Adapter Cards

In the real estate-conscious world of PMC, PC-MIP, and PCMCIA PC cards, the PCI 9030 offers an attractive packaging option with the dime-size 180-pin µBGA. SMARTarget flexibility features, such as GPIOs and Programmable Chip selects, save additional valuable board space. The PCI 9030 enables a whole new generation of mini form factor PCI cards.

Figure 1-4 illustrates a typical PMC adapter card and Figure 1-5 illustrates a typical PCMCIA PC card.

PCI Target Delayed Write Mode. The PCI Target Write data accumulates in the PCI Target Write FIFO to allow uninterrupted burst transactions on the Local Bus. This allows for a higher throughput for conditions in which the PCI Clock frequency is slower than the Local Clock frequency.

Posted Memory Writes. A PCI Memory write is posted to the PCI 9030 for later transfer to the Local

Figure

Figure 1-

1.2.4 PCI Target Features

1.2.4.1 PCI Target Features

PCI v2.2 Compliant. 32-bit, 33 MHz Target Interface Chip. PCI Burst Transfers up to 132 MB/s.

Up to 60 MHz Local Bus Operation. Enables burst transfers up to 240 MB/s.

PCI Target Read Ahead Mode. Prefetches a programmable amount of data from the Local Bus. This data can then be burst-transferred onto the PCI bus from the PCI 9030 internal PCI Target Read FIFO. The prefetch size can be programmed to match the PCI master burst length or can be used in the PCI Target Read Ahead mode data. This feature also allows for increased bandwidth and reduced read latency.

PCI Target Programmable Burst. The PCI 9030 may be programmed for several burst lengths, including unlimited burst. This allows for maximum transfer rates on both the PCI and Local Buses.

Two Programmable FIFOs for Zero Wait State Burst Operation. The following table describes the FIFO depth.

Table 1-1. FIFO Depth

FIFO	Length
PCI Target Read	16 Lwords
PCI Target Write	32 Lwords

3.3/5V Tolerant PCI Signaling. Enables Universal PCI Adapters.

3.3V CMOS Device in 176-pin PQFP or 180-pin μ BGA.

1.2.4.3 Additional Features

5 Volt Tolerant Operation. The PCI 9030 requires a 3.3V supply. It provides 3.3V signaling with 5V I/O tolerance on both the PCI and Local Buses.

Serial EEPROM Interface. Contains a serial EEPROM interface that offers the option of loading configuration information from an EEPROM device.

Clocks. The Local Bus interface runs from a Local Bus clock, which runs asynchronously to the PCI clock. In addition, the PCI 9030 provides a PCI Buffered clock, which can be used as a Local Bus clock.

RST# Timing. Supports response to first configuration accesses after de-assertion of PCI RST# in less than 2^{25} clocks.

Subsystem and Subsystem Vendor IDs. Contains Subsystem ID and Subsystem Vendor ID in the PCI Configuration register space, in addition to Device and Vendor IDs. The PCI 9030 also contains a permanent Vendor ID (10B5h) and Device ID (9030h).

Silicon Revision ID. Contains the PCI 9030 Silicon Revision ID, which is programmable by way of the serial EEPROM.

1.2.5 PCI 9030 Data Assignment Convention

The following table describes the PCI 9030 data assignment convention.

Table 1-2. PCI 9030 Data Assignment Convention

Data Width	PCI 9030 Convention
1 byte (8 bits)	Byte
2 bytes (16 bits)	Word
4 bytes (32 bits)	Lword

1.2.6 PLX Chip Compatibility

1.2.6.1 Pin Compatibility

The PCI 9030 is **not** pin compatible with the PCI 9050, PCI 9052, PCI 9054, **nor** the PCI 9080.

1.2.6.2 Register Compatibility

All registers implemented in the PCI 9050 and 9052 are implemented in the PCI 9030. The PCI 9030 includes many new bit definitions and several new registers. Refer to Table 1-3 for details.

The PCI 9030 is **not** register-compatible with the PCI 9080 nor the PCI 9054.

1.2.7 PCI 9030, PCI 9050, and PCI 9052 Comparison

The following table compares the PCI 9030, PCI 9050, and PCI 9052.

Table 1-3. PCI 9030, PCI 9050, and PCI 9052 Comparison

Feature	PCI 9030	PCI 9050	PCI 9052
Pin Count and Type	176 PQFP/180 µBGA	160 PQFP	160 PQFP
Package Size	27 x 27 mm	31 x 31 mm	31 x 31 mm
Local Address Spaces	5	5	5
PCI Initiator Mode	No	No	No
Number of FIFOs	2	2	2
FIFO Depth—PCI Target Write	32 Lwords (128 bytes)	16 Lwords (64 bytes)	16 Lwords (64 bytes)
FIFO Depth—PCI Target Read	16 Lwords (64 bytes)	8 Lwords (32 bytes)	8 Lwords (32 bytes)
LLOCKO# Pin for Lock Cycles	Yes	Yes	Yes
WAITO# Pin for Wait State Generation	Yes	Yes	Yes
BCLKO (BCLKO) Pin; Buffered PCI Clock	Yes	Yes	Yes
ISA Bus Interface	No	No	Yes
Register Addresses	Identical to the PCI 9050 and PCI 9052, except the PCI 9030 contains additional registers related to added functionality	—	—
Big Endian ⇄ Little Endian Conversion	Yes	Yes	Yes
PCI Target Delayed Read Transactions	Yes	Yes	Yes
PCI Target Delayed Write Transactions	Yes	No	No
PCI Target Local Bus READY# Timeout	Yes	No	No
PCI Bus Power Management Interface v1.1	Yes	No	No
PCI Local Bus Specification v2.2 VPD Support	Yes	No	No
Programmable Prefetch Counter	Yes	Yes	Yes
Programmable Wait States	Yes	Yes	Yes
Programmable Ready Timeout	Yes	No	No
Programmable GPIOs	9	4	4
Additional Device and Vendor ID Registers	Yes	Yes	Yes
Core and Local Bus Vcc	3.3V	5V	5V
PCI Bus Vcc	3.3V	5V	5V
3.3V PCI Bus and Local Bus Signaling	Yes	No	No
5V Tolerant PCI Bus and Local Bus Signaling	Yes	Yes	Yes
Serial EEPROM Support	2K-, 4K-bit devices	1K-bit devices	1K-bit devices
Serial EEPROM Read Control	Reads allowed via VPD function (refer to Section 9) and CNTRL Register	Reads allowed via Serial EEPROM Control Register (CNTRL)	Reads allowed via Serial EEPROM Control Register (CNTRL)
PCI Target Read Ahead Mode	Yes	No	No
CompactPCI Hot Swap Capability	Ready	Capable	Capable